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simulations running on them. Therefore, the quest for 
higher processing speed has become only one of many 
challenges when designing novel high-end computer sys-
tems. This complexity arises from the interplay of various 
factors such as level of parallelism (systems in this range 
currently use hundreds of thousands of processing ele-
ments and are envisioned to reach millions of threads 
of parallelism), availability of parallelism in algorithms, 
design and implementation of system software, deep 
memory hierarchies, heterogeneity, reliability and resil-
ience, and power consumption, just to name a few. 
IT’S ALL ABOUT SCALABILITY
Achieving high levels of sustained performance in appli-
cations is a dauntingly challenging task. To respond to this 
never-ending demand for higher and higher performance, 
extreme-scale computing incorporates in a single topic 
area several research and development challenges related 
to scalability. The questions that have been attracting at-
tention from the professional community at large include 
the following:
 • Are there limits to manageable levels of parallel-
ism? Are millions of threads tractable? What are the 
programming models that support application de-
T
he leading edge of high-performance com-
puting (HPC), an area of considerable growth 
and pace of progress, extreme-scale comput-
ing relates directly to the hardware, software, 
and applications enabling simulations in the 
petascale performance range and beyond. Moreover, 
extreme-scale computing acts as a scientific and tech-
nological driver for computing in general. In addition to 
enabling science through simulations at unprecedented 
size and fidelity, extreme-scale computing serves as an 
incubator of scientific and technological ideas for the com-
puting area. As such, its rapid development significantly 
impacts several neighboring areas such as loosely coupled 
distributed systems, grid infrastructures, cloud comput-
ing, and sensor networks.
The complexity of computing at extreme scales is in-
creasing rapidly, now matching the complexity of the 
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data-parallel model and using an intelligent compiler to 
map the code to the hardware will ensure programmabil-
ity and performance. Finally, the author outlines Thrifty, 
a novel extreme-scale architecture.
In “Tofu: A 6D Mesh/Torus Interconnect for Exascale 
Computers,” Yuichiro Ajima, Shinji Sumimoto, and Toshi-
yuki Shimizu describe their recently developed high-speed 
interconnect architecture for next-generation supercom-
puters that operate beyond 25 petaflops. The first such 
system, which will be one of the world’s largest super-
computers, is scheduled to begin operation in 2011. The 
network topology of Tofu is a fault-tolerant 6D mesh/torus, 
and each link has 10 Gbytes of bidirectional bandwidth. 
Each of the computation nodes employs four communi-
cation engines with an integrated collective function. The 
Tofu interconnect is designed to run a 3D torus application 
even if there are some faulty nodes inside the system’s 
submesh. A user can specify a 3D Cartesian space for a 
job, and the system allocates nodes to parallel processes 
of the job and ensures that a neighboring node of the appli-
cation’s Cartesian space is also a neighbor in the physical 
6D space. Since there are several combinations of physical 
coordinates for folding application coordinates, the system 
can provide a suitable submesh shape from the available 
free nodes, which greatly improves system utilization. Ad-
ditionally, system availability has been further improved 
by using a newly developed graceful degradation tech-
nique that allows a 3D Cartesian space to become available 
within a faulty 6D submesh.
As supercomputing applications and architectures grow 
more complex, researchers need methodologies and tools 
to understand and reason about system performance and 
design. “Using Performance Modeling to Design Large-
Scale Systems” by a team of authors from the Los Alamos 
National Laboratory, New Mexico, is dedicated to this im-
portant topic area. Existing petascale systems contain 
sufficient hardware complexity to make it impossible for 
application developers, hardware designers, and system 
buyers to have an intuitive “feeling” for those factors that 
have a bearing on performance; as we march toward 
exascale systems this problem will only get worse. In this 
article, the authors present a proven, highly accurate quasi-
analytical performance modeling methodology that puts 
performance analysis tools in the hands of applications 
velopment within reasonable levels of effort, while 
allowing high performance and efficiency?
•	 Is there a limit to the number of cores that can be 
used for building a single computer? What is the sig-
nificance of heterogeneity and hybrid designs in this 
respect?
•	 Are there fundamental limits to an increasing foot-
print of the interconnect? What are the performance/
reliability tradeoffs?
•	 What are the factors that hinder high levels of sus-
tained performance? What are the best ways to assess, 
model, and predict performance in extreme-scale 
regimes?
•	 What are the system software challenges, limitations, 
and opportunities? Can we develop system software 
that harnesses heterogeneity and asynchronous 
designs?
•	 What are design considerations for the I/O and storage 
subsystems given the vast amounts of data generated 
by such simulations? 
•	 What are the main characteristics and challenges 
in providing high-level quality of service by current 
and future extreme-scale systems? Given the size and 
complexity of the systems enabling extreme-scale 
computing, can we overcome the intrinsic limitations 
in reliability and resilience?
•	 Is it inevitable that extreme-scale supercomputers 
will be delivered together with an associated power 
plant? Can we reduce as much as possible the power 
consumption to save energy for a greener planet but 
also enable the design of even faster computers?
IN THIS ISSUE
In this special issue, we explore some of the salient as-
pects of extreme-scale computing. The selected articles 
cover a significant cross-section of the questions listed 
above.
In “Architectures for Extreme-Scale Computing,” Josep 
Torrellas outlines the main architectural challenges of 
extreme-scale computing and describes potential paths 
forward to ensure the same fast pace of progress that this 
area sustained in the past decade. Key technologies such 
as near-threshold voltage operation, nonsilicon memories, 
photonics, 3D die stacking, and per-core efficient voltage 
and frequency management will be key to energy and 
power efficiency. Efficient, scalable synchronization and 
communication primitives, together with support for the 
creation, commit, and migration of lightweight tasks will 
enable fine-grained concurrency. A hierarchical machine 
organization, coupled with processing-in-memory will 
enhance locality. Resiliency will be addressed with a com-
bination of techniques at different levels of the computing 
stack. Finally, programming the machine with a high-level 
Extreme-scale computing incorporates 
in a single topic area several research 
and development challenges related to 
scalability. 
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cache coherence that enable far more effi cient interpro-
cessor communication than a conventional symmetric 
multiprocessing approach coupled with autotuning tech-
nologies to improve kernels’ computational efficiency. 
Application-driven HPC design represents the next trans-
formational change for the industry and will be enabled 
by leveraging existing embedded ASIC design methods, 
autotuning for code optimization, and emerging hard-
ware emulation environments for performance evaluation. 
Looking beyond climate models,  the Green Flash approach 
could allow future exafl ops-class systems to be defi ned 
by science rather than have the science artifi cially con-
strained by generic machine characteristics.
I
n June 2008, the world entered the petafl ops era 
with the Roadrunner supercomputer installation 
at Los Alamos. It is widely anticipated that systems 
with millions of threads, capable of achieving tens 
of petafl ops, will be in existence in just a couple of 
years. Exascale computing is now within reach.
Development in this area attracts support from funding 
agencies all around the globe, including the US, Asia (Japan, 
China, and India, most notably), Europe, and Australia. The 
main reasons for this are the strategically important ap-
plication domains and the incubator role that this fi eld has 
for computing in general. Extreme-scale computing, and 
HPC in general, is an exciting and fast-developing area with 
sizable contributions coming from different professional 
categories, including research and development, industry, 
education, and end users. 
We hope you will enjoy reading the articles in this spe-
cial issue. 
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and systems researchers. As a case in point, the article 
demonstrates how performance modeling can accurately 
predict application performance on IBM’s Blue Gene/P 
system, one of today’s largest parallel machines, for three 
large-scale applications in application domains including 
shock hydrodynamics, deterministic particle transport, 
and plasma fusion modeling. Using this system as a base-
line, a performance look-ahead is shown for the near-term 
future, theorizing how these applications will perform on 
potential future systems incorporating improved compute 
and interconnection network performance.
In “Parallel Scripting for Applications at the Petascale 
and Beyond,” Michael Wilde and colleagues character-
ize the applications that can benefi t from extreme-scale 
scripting, discuss the technical obstacles that such appli-
cations raise for the system and application architect, and 
present results achieved with parallel script execution on 
the extreme-scale computers available today. They show 
examples of the science that can be achieved with this ap-
proach, the scale that extreme machines make possible, 
the performance of applications at these scales, the sys-
tems and architectural challenges that were overcome to 
make this feasible, and the challenges and opportunities 
that remain. The article concludes by exploring the rela-
tionships—and promising connections—between parallel 
scripting and traditional memory.
In “Energy-Effi cient Computing for Extreme-Scale Sci-
ence,” David Donofrio and colleagues describe the Green 
Flash project, which aims to deliver an order-of-magni-
tude increase in effi ciency, both computationally and in 
cost-effectiveness. The main idea is based on offering a 
many-core processor design with novel alternatives to 
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